



UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
09/491,810	•	01/28/2000	Thomas Justin Sullivan	10981801-1	9074		
22879	7590	10/04/2004		EXAMINER			
HEWLETT PACKARD COMPANY				MEONSKE, TONIA L			
	,	104 E. HARMONY F ROPERTY ADMINI	_	ART UNIT	ART UNIT PAPER NUMBER		
		O 80527-2400		2183	-		
				DATE MAILED: 10/04/2004	1		

Please find below and/or attached an Office communication concerning this application or proceeding.



	Application No.	Applicant(s)	- 9,
	09/491,810	SULLIVAN, THOMAS JU	JSTIN
Office Action Summary	Examiner	Art Unit	
	Tonia L Meonske	2183	
The MAILING DATE of this communication		ith the correspondence address -	-
Period for Reply			
A SHORTENED STATUTORY PERIOD FOR RETHE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, and If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by some any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	DN. R 1.136(a). In no event, however, may a 1. a reply within the statutory minimum of thir eriod will apply and will expire SIX (6) MON tatute, cause the application to become Al	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communica BANDONED (35 U.S.C. § 133).	ation.
Status			
1) Responsive to communication(s) filed on $\underline{2}$	<u> 26 August 2004</u> .		
2a)☐ This action is FINAL . 2b)⊠	This action is non-final.		
3) Since this application is in condition for all	•	•	s is
closed in accordance with the practice und	ler <i>Ex parte Quayle</i> , 1935 C.E). 11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>16-30</u> is/are pending in the applic	ation.		1
4a) Of the above claim(s) is/are with			
5) Claim(s) is/are allowed.		•	
6)⊠ Claim(s) <u>16-30</u> is/are rejected.		-	
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction ar	nd/or election requirement.	,	
Application Papers			
9)☐ The specification is objected to by the Exar	niner.		
10) The drawing(s) filed on is/are: a)	accepted or b) objected to	by the Examiner.	
Applicant may not request that any objection to	the drawing(s) be held in abeyar	nce. See 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the co	•	· · · · · · · · · · · · · · · · · · ·	` '
11) The oath or declaration is objected to by the	e Examiner. Note the attached	d Office Action or form PTO-152	-
Priority under 35 U.S.C. § 119			
12)☐ Acknowledgment is made of a claim for fore	eign priority under 35 U.S.C. §	119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority docum	nents have been received.		
Certified copies of the priority document	nents have been received in A	pplication No	
3. Copies of the certified copies of the	•	received in this National Stage	
application from the International Bu			
* See the attached detailed Office action for a	list of the certified copies not	received.	
Attachment(s)			
1) Notice of References Cited (PTO-892)		Summary (PTO-413)	
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SE 		s)/Mail Date nformal Patent Application (PTO-152)	
Paper No(s)/Mail Date	6) Other:		
J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Offic	e Action Summary	Part of Paper No./Mail Date 09	2304

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 26-30 rejected under 35 U.S.C. 102(b) as being clearly anticipated by Worley, Jr. et al., US Patent 5,596,733.
- 3. Referring to claim 26, Worley, Jr. et al. have taught an apparatus comprising:
 - a. means for producing a plurality of control signals responsive to a first data value, a second data value, and an exceptional condition (Figure 8, control signals from elements 180, 182, 174, and 176), wherein the exception condition results from the execution of a multiply accumulate (MAC) unit over the first and second data values (abstract, column 1, lines 25-57), the means for producing configured to perform logical operations not requiring multiply accumulate functions (column 1, lines 25-57, Subtract instructions do not require multiply accumulate functions.); and
 - b. means for arranging a combination selected from a first MAC unit result, a second MAC unit result, and a representation of the exceptional condition responsive to the plurality of control signals (abstract, Figure 8, Column 5, lines 22-36, A combination of result values are selected for instructions from the produced values and the default values.).

Art Unit: 2183

- 4. Referring to claim 27, Worley, Jr. et al. have taught the apparatus of claim 26, as described above, and wherein the first MAC unit result is responsive to the first data value (Figure 8).
- 5. Referring to claim 28, Worley, Jr. et al. have taught the apparatus of claim 26, as described above, and wherein the second MAC unit result is responsive to the second data value (Figure 8).
- 6. Referring to claim 29, Worley, Jr. et al. have taught the apparatus of claim 26, as described above, and wherein the exceptional condition is identified by the MAC unit (column 1, lines 25-56, column 9, line 59-column 10, line 49, overflow and underflow).
- 7. Referring to claim 30, Worley, Jr. et al. have taught the apparatus of claim 26, as described above, and wherein the exceptional condition is identified by the means for producing the plurality of control signals responsive to at least one of the first and second data values and an opcode (column 1, lines 25-56, column 9, line 59-column 10, line 49).
- 8. The rejections to claims 26-30 are respectfully maintained.

Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 16-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Roussel et al., US Patent 6,230,257, cited as a prior art reference in paper number 2, mailed on September 27, 2002, in view of Worley, Jr. et al., US Patent 5,596,733.

Application/Control Number: 09/491,810 Page 4

Art Unit: 2183

11. Referring to claim 16, Roussel et al. have taught an apparatus comprising:

- a. a Multiply accumulate (MAC) unit coupled to operand busses at respective operand inputs (Figure 4A, dashed box, column 3, lines 39-41), the MAC unit configured to latch a first multiple-bit data value during a first cycle and execute the MAC functions on the first multiple-bit data value during the next subsequent cycle while latching a second multiple-bit data value (column 4, lines 24-58, the first data value is latched into the execution unit and then the data is operated on during the subsequent cycle. The second data value is latched in M1, M2, and the execution units.), the MAC unit configured to supply a first MAC result responsive to the first multiple-bit data value on a result bus once the first MAC result is available (column 4, lines 24-58, Figure 4A, The first Mac result is supplied on result bus, port 3, when output from M3.) and latch a second MAC result responsive to the second multiple-bit data value (column 4, lines 24-58, Figure 4A, The second MAC result is latched into the register file 400.);
- b. a register coupled to the result bus and configured to latch the first MAC result (Figure 4A, element M3).
- 12. Roussel et al. have not specifically taught
 - a. a miscellaneous logic unit coupled between the result bus and the register, the miscellaneous logic unit configured to perform logical operations not requiring multiply accumulate functions, the miscellaneous logic unit further configured to generate first and second control signals responsive to at least one certain exceptional condition, wherein when the first control signal is asserted the MAC unit supplies the second MAC result on the result bus,

Page 5

Application/Control Number: 09/491,810

Art Unit: 2183

b. when the second control signal is asserted the first MAC result is driven from the register onto the result bus, and wherein when the second control signal s not asserted a miscellaneous-unit generated result is driven onto the result bus.

13. Worley, Jr. et al. have taught

- a. a miscellaneous logic unit coupled between the result bus and the register (Figure 8, elements 174 and 176), the miscellaneous logic unit configured to perform logical operations not requiring multiply accumulate functions (column 1, lines 25-57, Subtract instructions do not require multiply accumulate functions.), the miscellaneous logic unit further configured to generate first and second control signals responsive to at least one certain exceptional condition (column 5, lines 22-36, column 9, line 59-column 10, line 49, column 6, lines 21-60, A first control signal is generated for a first instruction and a second control signal is generated for a second instruction.), wherein when the first control signal is asserted the MAC unit supplies the second MAC result on the result bus (Figure 8, For any given instruction, when there is no exception, or the first control signal is asserted, the Function Unit A, or Mac unit, supplies the result on the result bus, element 178.),
- b. when the second control signal is asserted the first MAC result is driven from the register onto the result bus, and wherein when the second control signal is not asserted a miscellaneous-unit generated result is driven onto the result bus (Figure 8, For any given instruction, when there is no exception, or the second control signal is asserted, the Function Unit A, or Mac unit, supplies the result on the result bus, element 178. When

Art Unit: 2183

there is an exception, or the second control signal is not asserted, the storage table, element 178, result is driven onto the result bus, element 178.)

- 14. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the invention of Roussel et al. include the claimed miscellaneous logic unit, as taught by Worley, Jr. et al., for the desirable purpose of correcting exceptions that occur during runtime (Worley, Jr. et al., abstract).
- 15. Referring to claim 17, Roussel et al. in combination with Worley, Jr. et al. have taught the apparatus of claim 16, as described above, and wherein the miscellaneous logic unit is configured to identify an exceptional condition responsive to an operand (Worley, Jr. et al., column 1, lines 25-48).
- 16. Referring to claim 18, Roussel et al. in combination with Worley, Jr. et al. have taught the apparatus of claim 16, as described above, and wherein the miscellaneous logic unit is configured to recognize an exceptional condition identified by the MAC unit (Worley, Jr. et al., column 1, lines 25-48).
- 17. Referring to claim 19, Roussel et al. in combination with Worley, Jr. et al. have taught the apparatus of claim 18, as described above, and wherein the miscellaneous logic unit directs the replacement of one of the first and second MAC results with a representation of the exceptional condition (abstract).
- 18. The rejections to claims 16-19 are respectfully maintained.
- 19. Referring to claim 20, Roussel et al. have taught a method for performing single-instruction multiple-data instructions comprising:

- a. applying a plurality of data values on an operand bus for two consecutive cycles (Figure 4A, column 4, lines 24-58);
- b. latching a first data value in a multiply accumulate (MAC) unit during a first cycle (Figure 4A, column 4, lines 24-58);
- a. initiating execution of the multiply and accumulate functions on the first data value and latching a second data value in the MAC unit during a second cycle (Figure 4A, column 4, lines 24-58);
- b. deferring a first MAC unit result responsive to the first data value (Figure 4A, column 4, lines 24-58, element M3);
- c. initiating execution of the multiply and accumulate functions on the second data value during a cycle subsequent to the second cycle to generate a second MAC unit result (Figure 4A, column 4, lines 24-58); and
- 20. Roussel et al. have not specifically taught using a miscellaneous logic unit configured to perform logical operations not requiring multiply accumulate functions to generate a plurality of control signals responsive to the first data value, the second data value, and an exceptional condition when identified by the MAC unit.
- 21. Worley, Jr. et al have taught using a miscellaneous logic unit configured to perform logical operations not requiring multiply accumulate functions (column 1, lines 25-57, Subtract instructions do not require multiply accumulate functions.) to generate a plurality of control signals responsive to the first data value, the second data value, and an exceptional condition when identified by the MAC unit (column 5, lines 22-36, column 9, line 59-column 10, line 49, column 6, lines 21-60, A first control signal, or a first stored default value, is generated for a first

Art Unit: 2183

data value of a first instruction in response to an exception and a second control signal, or a second stored default value, is generated for a second data value of a second instruction in response to an exception.) for the desirable purpose of correcting exceptions that occur during runtime (Worley, Jr. et al., abstract).

- 22. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the invention of Roussel et al. include the claimed miscellaneous logic unit, as taught by Worley, Jr. et al., for the desirable purpose of correcting exceptions that occur during runtime (Worley, Jr. et al., abstract).
- 23. Referring to claim 21, Roussel et al. have taught the method of claim 20, as described above, and further comprising applying the plurality of control signals to arrange a combination selected from the first MAC unit result, the second MAC unit result, and a representation of an exceptional condition (column 6, lines 9-22).
- 24. Referring to claim 22, Roussel et al. have taught the method of claim 20, as described above, and wherein deferring comprises forwarding the first MAC unit result to a register (Figure 4A, element M3).
- 25. Referring to claim 23, Roussel et al. have taught the method of claim 20, as described above, and wherein generating comprises determining when an operand is invalid (column 6, lines 9-22, An operand is temporarily invalid in a second Add instruction that directly follows the first.).
- 26. Referring to claim 24, Roussel et al. have taught the method of claim 21, as described above, and wherein generating comprises determining when an operation in combination with an operand will produce an exceptional condition (column 6, lines 9-22).

Art Unit: 2183

27. Referring to claim 25, Roussel et al. have taught the method of claim 20, as described above, and further comprising forwarding the combination to a result bus (Figure 4A, port 3).

Response to Arguments

- 28. Applicant's arguments with respect to claims 20-25 have been considered but are moot in view of the new grounds of rejection.
- 29. Applicant's arguments with respect to claims 16-19, and 26-30 have been considered but are not persuasive.
- 30. On page 9, Applicant argues in essence:

"With regard to Applicant's amended independent claim 26, Worley, Jr. fails to disclose, teach, or suggest "means for producing (a plurality of control signals) configured to perform logical operations not requiring multiply accumulate functions.""

However, Worley, Jr. et al. have in fact taught means for producing configured to perform logical operations not requiring multiply accumulate functions (Figure 8, control signals from elements 180, 182, 174, and 176, column 1, lines 25-57, Subtract instructions do not require multiply accumulate functions.). Therefore this argument is moot.

31. On page 10, Applicant argues with regard to claim 16 in essence:

"The cited references do not show Applicant's claimed miscellaneous logic unit configured to perform logical operations not requiring multiply accumulate functions."

However, Worly, Jr. et al. have in fact taught the claimed miscellaneous logic unit configured to perform logic operations not requiring multiply accumulate functions (column 1, lines 25-57, Subtract instructions do not require multiply accumulate functions.). Therefore this argument is moot.

Page 10

Application/Control Number: 09/491,810

Art Unit: 2183

Conclusion

32. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L Meonske whose telephone number is (703) 305-3993. The examiner can normally be reached on Monday-Friday, 9-6:30, with every other Friday off.

- 33. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie P Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- 34. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

tlm

EDDIE CHAN
PERVISORY PATENT EXAMINER
PERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100